

TDA51S-41HC

SOIC package integrated isolated DC-DC converter

Features

- Ultra-small, ultra-thin, chip scale SOIC package
- Baud rate up to 100Mbps
- Wide input supply range: 3.15 V to 5.5 V
- High isolation to 5000Vrms
- Nanosecond propagation delay
- Integrated overload, short-circuit protection and thermal shutdown
- High CMTI: 150 kV/μs (typical)
- Industrial operating ambient temperature range: -40°C to +125°C
- RoHS-Compliant Packages: SOIC16-WB

Applications

- 3.3V/5V conversion
- Bus isolated communication
- Isolated sensor interface
- Industrial automation systems
- Motor control
- Medical isolated
- Test and measurement
- Isolated ADC, DAC

Package



Functional Description


TDA51S-41HC is a family of high-performance reinforced digital isolators with an integrated isolated DC-DC converter. TDA51S-41HC eliminate the need for a separate, isolated power supply, which results in a small form factor, total isolation solution.

TDA51S-41HC device has three forward and one reverse-direction channels, and it has fail-safe mode option. If the input signal is lost, default output is low for devices with H. In addition, other channel communication types, such as two forward channels and two reverse channels, four forward channels, four reverse channels, and many other channel combination types are under development.

Contents


1	Home.....	1	3.5	Transmission Information.....	6
1.1	Feature and Package.....	1	3.6	Physical Information.....	6
1.2	Applications.....	1	4	Test Circuits.....	6
1.3	Functional Description.....	1	5	Product Working Description.....	7
2	Pin Connection and Description.....	2	6	Application Circuit.....	7
3	IC Related Parameters.....	3	7	Order Information.....	8
3.1	Absolute Maximum Rating.....	3	8	Package Information.....	8
3.2	Recommended Operating Conditions.....	3	9	Tape & Reel Information.....	9
3.3	Electrical Characteristics.....	4			
3.4	Supply Current Characteristics.....	5			

Pin Connection



Note: All GND1 pins are internally connected;
All GND2 pins are internally connected.

Internal Block Diagram



Function Table

Table 1. Supply Configuration table

SEL Input	V _{CC}	V _{ISO}
Shorted to VISO	5V	5V
Shorted to GND2 or floating	5V	3.3V
Shorted to GND2 or floating	3.3V	3.3V

Note:
1. V_{CC} = 3.3 V, SEL shorted to VISO (V_{ISO} = 5 V) is not recommended mode of configuration.
2. The SEL pin has a weak pulldown internally. For V_{ISO} = 3.3 V, the SEL pin should be strongly connected to the GND2 pin in noisy system scenarios.

Table 2. Operation Mode Table

V _{CC}	Input	Output	Operation
PU	H	H	Normal operation mode: A channel's output follows the input state
	L	L	
	Open	Default	Default output fail-safe mode: If a channel's input is left open, its output goes to the default high level.
PD	X	Undetermined	

Note:
1. PU = Powered up (V_{CC} ≥ 2.7 V); PD = Powered down (V_{CC} ≤ 2.1 V); X = Irrelevant; H = High level; L = Low level.
2. The outputs are in undetermined state when V_{CC} < 2.1V.

Pin Number	Pin Name	Pin Functions
1	V _{CC}	Power supply(Side 1) By using 0.1uF and 22uF ceramic capacitance GND ₁
2	GND ₁	Ground(Side 1)
3	INA	Digital input(Side 1)
4	INB	Digital input(Side 1)
5	INC	Digital input(Side 1)
6	OUTD	Digital output(Side 1)
7	NC	No Connect.
8	GND ₁	Ground(side 1)
9	GND ₂	Ground(Side 2)
10	SEL	VISO selection pin
11	IND	Digital input(Side 2)
12	OUTC	Digital output(Side 2)
13	OUTB	Digital output(Side 2)
14	OUTA	Digital output(Side 2)
15	GND ₂	Ground(Side 2)
16	V _{ISO}	Isolated output supply voltage determined by SEL pin. By using 0.1uF and 47uF ceramic capacitance Ground2.

Note: VISO selection pin. V_{ISO} = 5 V when SEL is connected to VISO. V_{ISO} = 3.3 V, when SEL is connected to GND2 or left floating.

Absolute Maximum Ratings

General test conditions: Free-air, normal operating temperature range (unless otherwise specified).

Parameters	Unit
Supply voltage V _{CC}	-0.5V to +6V
Input voltage V _{in}	-0.5V to V _{CC} +0.5V
Output current I _O	-20mA to +20mA
Receiver Output current T _J	< 150°C
Operating temperature range	-40°C to +125°C
Storage temperature range	-65°C to +150°C

Important: Exposure to absolute maximum rated conditions for an extended period may severely affect the device reliability, and stress levels exceeding the "Absolute Maximum Ratings" may result in permanent damage.

Recommended Operating Conditions

Parameters			Min.	Typ.	Max.	Unit
V _{CC}	Supply Voltage		3.15		5.5	V
V _{IH}	High-level Input Voltage		2			V
V _{IL}	Low-level Input Voltage				0.8	V
I _{OH}	High-level Output Current	V _{CCO} =5V	-4			mA
		V _{CCO} =3.3V	-2			
I _{OL}	Low-level Output Current	V _{CCO} =5V			4	mA
		V _{CCO} =3.3V			2	
T _A	Ambient Temperature		-40		125	°C
P _D	Maximum Power Dissipation	V _{CC} = 5.5V, V _{ISO} = 5.5V, I _{LOAD} =130mA, all digital channels input :f=100MHz ; Duty=50%			1	W
DR	Data Rate		0		100	Mbps

Note: V_{CCI} = signal input side supply; V_{CCO} = signal output side supply.

5 V Input, 5 V output : $V_{CC}=5V \pm 10\%$, $T_A = -40$ to $125^{\circ}C$, SEL shorted to V_{ISO}

Parameters		Conditions	Min.	Typ.	Max.	Unit
V_{ISO}	Isolated supply voltage	External $I_{ISO}=0$ to 50mA	4.75	5.07	5.43	V
		External $I_{ISO}=0$ to 130mA	4.5	5.07	5.43	
$V_{ISO(LINE)}$	DC line regulation	$I_{ISO}=50mA$, $V_{CC}=4.5V$ to $5.5V$		2		
$V_{ISO(Load)}$	DC load regulation	$I_{ISO}=0$ to 130mA		1%		
EFF	Efficiency at maximum load current	$I_{ISO}=130mA$, $C_L=0.1\mu F 10\mu F$; $V_I=0V$		53%		
$V_{CC(UVLO+)}$	V_{CC} under voltage threshold when supply voltage is rising			2.7		V
$V_{CC(UVLO-)}$	V_{CC} under voltage threshold when supply voltage is falling		2.1			V
$V_{HYS(UVLO)}$	V_{CC} under voltage threshold hysteresis			0.2		V
I_{IH}	High-level input leakage current	$V_{IH}=V_{CCI}$ at INx			20	μA
I_{IL}	Low-level input leakage current	$V_{IL} = 0V$ at INx	-20			μA
V_{OH}	High-level output voltage	$I_{OH} = -4mA$, Figure 8	$V_{CCO} - 0.4$	$V_{CCO} - 0.2$		V
V_{OL}	Low-level output voltage	$I_{OL} = 4mA$, Figure 8		0.2	0.4	V
CMTI	Common-mode transient immunity	$V_I = 0V$ or V_{CC} , Figure 9	100	150		kV/us
I_{SCC_SC}	DC current from supply under short circuit on V_{ISO}	V_{ISO} shorted to GND2		42		mA
$V_{ISO(RIP)}$	Output ripple on isolated supply (pk-pk)			60		mV

5 V Input, 3.3 V output : $V_{CC}=5V \pm 10\%$, $T_A = -40$ to $125^{\circ}C$, SEL shorted to GND2

Parameters		Conditions	Min.	Typ.	Max.	Unit
V_{ISO}	Isolated supply voltage	External $I_{ISO}=0$ to 50mA	3.13	3.34	3.56	V
		External $I_{ISO}=0$ to 130mA	3	3.34	3.56	
$V_{ISO(LINE)}$	DC line regulation	$I_{ISO}=50mA$, $V_{CC}=4.5V$ to $5.5V$		2		
$V_{ISO(Load)}$	DC load regulation	$I_{ISO}=0$ to 130mA		1%		
EFF	Efficiency at maximum load current	$I_{ISO}=130mA$, $C_L=0.1\mu F 10\mu F$; $V_I=0V$		48%		
$V_{CC(UVLO+)}$	V_{CC} under voltage threshold when supply voltage is rising			2.7		V
$V_{CC(UVLO-)}$	V_{CC} under voltage threshold when supply voltage is falling		2.1			V
$V_{HYS(UVLO)}$	V_{CC} under voltage threshold hysteresis			0.2		V
I_{IH}	High-level input leakage current	$V_{IH}=V_{CCI}$ at INx			20	μA
I_{IL}	Low-level input leakage current	$V_{IL} = 0V$ at INx	-20			μA
V_{OH}	High-level output voltage	$I_{OH} = -4mA$, Figure 8	$V_{CCO} - 0.4$	$V_{CCO} - 0.2$		V
V_{OL}	Low-level output voltage	$I_{OL} = 4mA$, Figure 8		0.2	0.4	V
CMTI	Common-mode transient immunity	$V_I = 0V$ or V_{CC} , Figure 9	100	150		kV/us
I_{SCC_SC}	DC current from supply under short circuit on V_{ISO}	V_{ISO} shorted to GND2		38		mA
$V_{ISO(RIP)}$	Output ripple on isolated supply (pk-pk)			58		mV

3.3 V Input, 3.3 V output : $V_{CC}=3.3V \pm 5\%$, $T_A = -40$ to $125^{\circ}C$, SEL shorted to GND2

Parameters		Conditions	Min.	Typ.	Max.	Unit
V_{ISO}	Isolated supply voltage	External $I_{ISO}=0$ to 50mA	3.13	3.34	3.56	V
		External $I_{ISO}=0$ to 75mA	3	3.34	3.56	
$V_{ISO(LINE)}$	DC line regulation	$I_{ISO}=50mA$, $V_{CC}=4.5V$ to $5.5V$		2		
$V_{ISO(Load)}$	DC load regulation	$I_{ISO}=0$ to 130mA		1%		
EFF	Efficiency at maximum load current	$I_{ISO}=130mA$, $C_L=0.1\mu F 10\mu F$; $V_I=0V$		47%		
$V_{CC(UVLO+)}$	V_{CC} under voltage threshold when supply voltage is rising				2.7	V

Parameters		Conditions	Min.	Typ.	Max.	Unit
V _{CC(UVLO-)}	V _{CC} under voltage threshold when supply voltage is falling		2.1			V
V _{HYS(UVLO)}	V _{CC} under voltage threshold hysteresis			0.2		V
I _{IH}	High-level input leakage current	V _{IH} =V _{CCI} at IN _x			20	uA
I _{IL}	Low-level input leakage current	V _{IL} = 0V at IN _x	-20			uA
V _{OH}	High-level output voltage	I _{OH} = -4 mA, Figure 8	V _{CCO} - 0.4	V _{CCO} - 0.2		V
V _{OL}	Low-level output voltage	I _{OL} = 4 mA, Figure 8		0.2	0.4	V
CMTI	Common-mode transient immunity	V _I = 0 V or V _{CC} , Figure 9	100	150		kV/us
I _{SCC_SC}	DC current from supply under short circuit on V _{ISO}	V _{ISO} shorted to GND2		32		mA
V _{ISO(RIP)}	Output ripple on isolated supply (pk-pk)			55		mV

Note: V_{CCI} = signal input side supply; V_{CCO} = signal output side supply.

Supply Current Characteristics

5 V Input, 5 V output : V_{CC} = 5 V ± 10%, T_A = -40 to 125°C, SEL shorted to V_{ISO}

Parameters		Conditions	Min.	Typ.	Max.	Unit
I _{CC}	Current drawn from supply	No external I _{LOAD} ; V _I =0V		23		mA
		No external I _{LOAD} ; V _I =V _{CCI}		17		
		All channels switching : f=1Mbps, Duty=50%; C _L =15pF, No external I _{LOAD}		20		
		All channels switching : f=10Mbps, Duty=50%; C _L =15pF, No external I _{LOAD}		24		
		All channels switching : f=100Mbps, Duty=50%; C _L =15pF, No external I _{LOAD}		54		
I _{ISO(OUT)}	Current available to isolated supply	No external I _{LOAD} ; V _I =0V			128	mA
		No external I _{LOAD} ; V _I =V _{CCI}			130	
		All channels switching : f=1Mbps, Duty=50%; C _L =15pF, No external I _{LOAD}			128	
		All channels switching : f=10Mbps, Duty=50%; C _L =15pF, No external I _{LOAD}			127	
		All channels switching : f=100Mbps, Duty=50%; C _L =15pF, No external I _{LOAD}			112	

5 V Input, 3.3 V output : V_{CC} = 5V ± 10%, T_A = -40 to 125°C, SEL shorted to GND2

Parameters		Conditions	Min.	Typ.	Max.	Unit
I _{CC}	Current drawn from supply	No external I _{LOAD} ; V _I =0V		23		mA
		No external I _{LOAD} ; V _I =V _{CCI}		14		
		All channels switching : f=1Mbps, Duty=50%; C _L =15pF, No external I _{LOAD}		17		
		All channels switching : f=10Mbps, Duty=50%; C _L =15pF, No external I _{LOAD}		20		
		All channels switching : f=100Mbps, Duty=50%; C _L =15pF, No external I _{LOAD}		40		
I _{ISO(OUT)}	Current available to isolated supply	No external I _{LOAD} ; V _I =0V			128	mA
		No external I _{LOAD} ; V _I =V _{CCI}			130	
		All channels switching : f=1Mbps, Duty=50%; C _L =15pF, No external I _{LOAD}			129	
		All channels switching : f=10Mbps, Duty=50%; C _L =15pF, No external I _{LOAD}			128	
		All channels switching : f=100Mbps, Duty=50%; C _L =15pF, No external I _{LOAD}			118	

3.3 V Input, 3.3 V output : V_{CC} = 3.3V ± 5%, T_A = -40 to 125°C, SEL shorted to GND2

Parameters		Conditions	Min.	Typ.	Max.	Unit
I _{CC}	Current drawn from supply	No external I _{LOAD} ; V _I =0V		25		mA
		No external I _{LOAD} ; V _I =V _{CCI}		17		
		All channels switching : f=1Mbps, Duty=50%; C _L =15pF, No external I _{LOAD}		21		
		All channels switching : f=10Mbps, Duty=50%; C _L =15pF, No external I _{LOAD}		24		

Parameters		Conditions	Min.	Typ.	Max.	Unit
		All channels switching : f=100Mbps, Duty=50%; C _L =15pF, No external I _{LOAD}		48		
I _{ISO(OUT)}	Current available to isolated supply	No external I _{LOAD} ; V _I =0V			73	mA
		No external I _{LOAD} ; V _I =V _{CCI}			75	
		All channels switching : f=1Mbps, Duty=50%; C _L =15pF, No external I _{LOAD}			74	
		All channels switching : f=10Mbps, Duty=50%; C _L =15pF, No external I _{LOAD}			73	
		All channels switching : f=100Mbps, Duty=50%; C _L =15pF, No external I _{LOAD}			61	

Note:
1.V_{CCI} = signal input side supply; V_{CCO} = signal output side supply.
2.When T_A > 115°C, Current available to isolated supply should be reduced by 2mA/°C.

Transmission Characteristics

General test conditions and V_{CC}=V_{IO}= 5V, Ta = 25°C (unless otherwise specified).

Parameters		Conditions	Min.	Typ.	Max.	Unit
DR	Data Rate		0		100	Mbps
PW _{minL}	Minimum Pulse Width				5.0	ns
t _{PLH} , t _{PHL}	Propagation Delay Time	Figure 8	6.0	10.0	15.0	ns
PWD	Pulse Width Distortion t _{PLH} - t _{PHL}			0.2	4.5	ns
t _{rk(O)}	Channel-to-channel Output Skew Time			0.4	2.5	ns
t _{rk(pp)}	Part-to-part Skew Time			2.0	4.5	ns
t _r	Output Signal Rise Time	Figure 8		2.5	4.0	ns
t _f	Output Signal Fall Time			2.5	4.0	ns

Note:
1.t_{rk(O)} is the skew between outputs of a single device with all driving inputs connected and the outputs switching in the same direction while driving identical loads.
2.t_{rk(pp)} is the magnitude of the difference in propagation delay times between any terminals of different devices switching in the same direction while operating at identical supply voltages, temperature, input signals and loads.

Physical Specifications

Parameters	Value	Unit
Weight	0.4(Typ.)	g

Test Circuits




Figure 8. Timing Characteristics Test Circuit and Voltage Wave forms

Note:
1. A square wave generator generate the V_{IN} input signal with the following constraints: waveform frequency ≤ 100kHz, 50% duty cycle, t_r ≤ 3ns, t_f ≤ 3ns. Since the waveform generator has an output impedance of Z_{out} = 50Ω, the 50Ω resistor in the figure is used for matching. There is no need in the actual application.
2. C_L is the load capacitance about 15pF together with the instrumentation capacitance. Since the load capacitance influence the output rising time, it's a key factor in the timing characteristic measurement.




Figure 9. CMTI Test Circuit

Note:

1. The High Voltage Surge Generator generates repetitive high voltage surges with $> 1.5\text{kV}$ amplitude and $< 10\text{ns}$ rise time and fall time to reach common-mode transient noise with $> 150\text{kV}/\mu\text{s}$ slew rate.
2. C_L is the load capacitance about 15pF together with the instrumentation capacitance.
3. Pass-fail criteria: The output must remain stable whenever the high voltage surges come.
4. C_{BP} is the 0.1 to $1\mu\text{F}$ bypass capacitance.

Detailed Description

TDA51S-41HC has a high-efficiency, low-emissions isolated dc-dc converter, with high-speed isolated data channels.

The dc-to-dc converter section of the TDA51S-41HC devices works on principles that are common to most modern power supplies. The devices have a split controller architecture with isolated PWM feedback. VCC power is supplied to an oscillating circuit that switches current into a high-Q on-chip air-core transformer which provide high efficiency and low radiated emissions. The integrated transformer uses thin film polymer as the insulation barrier. Power transferred to the secondary side is rectified and regulated to a value of 3.3 V or 5 V , depending on the setting of the SEL pin. The secondary (VISO) side controller regulates the output by creating a PWM control signal that is sent to the primary side by a dedicated isolated data channel. The PWM modulates the oscillator circuit to control the power being sent to the secondary side. Feedback allows for significantly higher power and efficiency and ensures low overshoots and undershoots during load transients. Undervoltage lockout (UVLO) with hysteresis is integrated on the VCC and VISO supplies which ensures robust system performance under noisy conditions. An integrated soft-start mechanism ensures controlled inrush current and avoids any overshoot on the output during power up. Short-circuit protection: TDA51S-41HC has current-limiting protection to prevent the drive circuit from short-circuiting to positive and negative supply voltages. The power dissipation increases when a short circuit occurs. The short-circuit protection function protects the driver stage from damage.

The high-speed isolated data channels use a simple ON-OFF keying (OOK) modulation scheme to transmit signal across the SiO_2 isolation capacitors that provide a robust insulation between two different voltage domain and act as a high frequency signal path between the input and the output. The transmitter (TX) modulates the input signal onto the carrier frequency, that is, TX delivers high frequency signal across the isolation barrier in one input state and delivers no signal across the barrier in the other input state. Then the receiver rebuilds the input signal according to the detected in-band energy. The capacitor-based signal path is fully differential to maximize noise immunity, which is also known as common-mode transient immunity. The capacitively-coupled architecture provides much higher electromagnetic immunity compared to the inductively coupled one.




Figure10. Typical application

PCB Design Instructions

1. The decoupling capacitors and energy storage capacitor of VCC and GND1, VISO and GND2 should be placed as close the chip pins as possible to the chip pins to reduce loop area and parasitic inductance of PCB traces. General control should be within 2mm. The decoupling capacitor is placed close the chip, and the energy storage capacitor is placed outside. As shown in Figure10-1.




Figure10-1

2. The power line width should be designed at least 0.5mm when wiring.

3. When it is necessary to place vias in the power supply line and the ground wire, the position of the vias should be placed on the outside of the capacitor relative to the chip pins, rather than between the capacitor and the chip, as shown in the figure10-2 below to reduce the number of vias effect of parasitic inductance.




Figure10-2




Figure11. Isolated Power and SPI for ADC Sensing Application with TDA51S-41HC

Design requirement:


Parameter	Value
Input voltage V_{IN}	3.0V to 5.5V
Decoupling capacitors between V_{CC} and GND1	0.1uF, 22uF
Decoupling capacitors between V_{ISO} and GND2	0.1uF, 47uF

Because of the higher current flowing through the V_{CC} and V_{ISO} power supplies of TDA51S-41HC, higher decoupling capacitors usually provide better noise and ripple performance. Although a 10uF capacitor is enough to ensure the normal operation of the product, it is still strongly recommended to use a higher decoupling capacitor (such as 22uF, 47uF) on both V_{CC} and V_{ISO} pins to the respective grounds to achieve the best performance.


Ordering Information

Part number	Package	Number of pins	Product marking	Tape & Reel
TDA51S-41HC	SOIC	16	TDA51S-41HC	1k/REEL

Package Information



SOIC-16				
Mark	Dimension(mm)		Dimension(inch)	
	Min	Max	Min	Max
A	2.35	2.65	0.093	0.104
A1	0.10	0.30	0.004	0.012
A2	2.25	2.35	0.089	0.093
D	10.2	10.4	0.402	0.409
E	7.4	7.6	0.291	0.299
E1	10.1	10.5	0.340	0.413
L	0.55	0.85	0.022	0.033
b	0.35	0.43	0.014	0.017
e	1.27TYP		0.05TYP	
c	0.15	0.30	0.006	0.012
theta	0°	8°	0°	8°



Device	Package Type	MPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	T (mm)	W (mm)	E (mm)	F (mm)	P1 (mm)	P0 (mm)	D0 (mm)	D1 (mm)
TDA51S-41HC	SOIC-16	1000	330.0	16.4	10.9 ± 0.2	10.7 ± 0.2	3.2 ± 0.2	0.3 ± 0.05	16.0 ± 0.3	1.75 ± 0.1	10.5 ± 0.1	12.0 ± 0.1	4.0 ± 0.1	1.5 ± 0.1	1.5 ± 0.1

MORNSUN Guangzhou Science & Technology Co., Ltd.

Address: No. 8 Nanyun 4th Road, Huangpu District, Guangzhou, China

Tel: 86-20-38601850

Fax: 86-20-38601272

E-mail: info@mornsun.cn

www.mornsun-power.com