Introduction：

 Following the immensely successful first-generation Cyclone® devicefamily, Altera® Cyclone II FPGAs extend the low-cost FPGA densityrange to 68,416 logic elements (LEs) and provide up to 622 usable I/Opins and up to 1.1 Mbits of embedded memory. Cyclone II FPGAs aremanufactured on 300-mm wafers using TSMC's 90-nm low-k dielectricprocess to ensure rapid availability and low cost. By minimizing siliconarea, Cyclone II devices can support complex digital systems on a singlechip at a cost that rivals that of ASICs. Unlike other FPGA vendors whocompromise power consumption and performance for low-cost, Altera’slatest generation of low-cost FPGAs—Cyclone II FPGAs, offer 60% higherperformance and half the power consumption of competing 90-nmFPGAs. The low cost and optimized feature set of Cyclone II FPGAs makethem ideal solutions for a wide array of automotive, consumer,communications, video processing, test and measurement, and otherend-market solutions. Reference designs, system diagrams, and IP, foundat www.altera.com, are available to help you rapidly develop completeend-market solutions using Cyclone II FPGAs.Low-Cost Embedded Processing SolutionsCyclone II devices support the Nios II embedded processor which allowsyou to implement custom-fit embedded processing solutions. Cyclone IIdevices can also expand the peripheral set, memory, I/O, or performanceof embedded processors. Single or multiple Nios II embedded processorscan be designed into a Cyclone II device to provide additionalco-processing power or even replace existing embedded processors inyour system. Using Cyclone II and Nios II together allow for low-cost,high-performance embedded processing solutions, which allow you toextend your product's life cycle and improve time to market overstandard product solutions.Low-Cost DSP SolutionsUse Cyclone II FPGAs alone or as DSP co-processors to improveprice-to-performance ratios for digital signal processing (DSP)applications. You can implement high-performance yet low-cost DSPsystems with the following Cyclone II features and design support:

■ Up to 150 18 × 18 multipliers

■ Up to 1.1 Mbit of on-chip embedded memory

■ High-speed interfaces to external memory

■ DSP intellectual property (IP) cores

■ DSP Builder interface to The Mathworks Simulink and Matlabdesign environment

■ DSP Development Kit, Cyclone II Edition

Cyclone II devices include a powerful FPGA feature set optimized forlow-cost applications including a wide range of density, memory,embedded multiplier, and packaging options. Cyclone II devices supporta wide range of common external memory interfaces and I/O protocolsrequired in low-cost applications. Parameterizable IP cores from Alteraand partners make using Cyclone II interfaces and protocols fast and easy.

Features：

The Cyclone II device family offers the following features:

■ High-density architecture with 4,608 to 68,416 LEs

● M4K embedded memory blocks

● Up to 1.1 Mbits of RAM available without reducing available

logic

● 4,096 memory bits per block (4,608 bits per block including 512

parity bits)

● Variable port configurations of ×1, ×2, ×4, ×8, ×9, ×16, ×18, ×32,

and ×36

● True dual-port (one read and one write, two reads, or two

writes) operation for ×1, ×2, ×4, ×8, ×9, ×16, and ×18 modes

● Byte enables for data input masking during writes

● Up to 260-MHz operation

■ Embedded multipliers

● Up to 150 18- × 18-bit multipliers are each configurable as two

independent 9- × 9-bit multipliers with up to 250-MHz

performance

● Optional input and output registers

■ Advanced I/O support

● High-speed differential I/O standard support, including LVDS,

RSDS, mini-LVDS, LVPECL, differential HSTL, and differential

SSTL

● Single-ended I/O standard support, including 2.5-V and 1.8-V,

SSTL class I and II, 1.8-V and 1.5-V HSTL class I and II, 3.3-V PCI

and PCI-X 1.0, 3.3-, 2.5-, 1.8-, and 1.5-V LVCMOS, and 3.3-, 2.5-,

and 1.8-V LVTTL

● Peripheral Component Interconnect Special Interest Group (PCI

SIG) PCI Local Bus Specification, Revision 3.0 compliance for 3.3-V

operation at 33 or 66 MHz for 32- or 64-bit interfaces

● PCI Express with an external TI PHY and an Altera PCI Express

×1 Megacore® function

● 133-MHz PCI-X 1.0 specification compatibility

● High-speed external memory support, including DDR, DDR2,

and SDR SDRAM, and QDRII SRAM supported by drop in

Altera IP MegaCore functions for ease of use

● Three dedicated registers per I/O element (IOE): one input

register, one output register, and one output-enable register

● Programmable bus-hold feature

● Programmable output drive strength feature

● Programmable delays from the pin to the IOE or logic array

● I/O bank grouping for unique VCCIO and/or VREF bank

settings

● MultiVolt™ I/O standard support for 1.5-, 1.8-, 2.5-, and

3.3-interfaces

● Hot-socketing operation support

● Tri-state with weak pull-up on I/O pins before and during

configuration

● Programmable open-drain outputs

● Series on-chip termination support

■ Flexible clock management circuitry

● Hierarchical clock network for up to 402.5-MHz performance

● Up to four PLLs per device provide clock multiplication and

division, phase shifting, programmable duty cycle, and external

clock outputs, allowing system-level clock management and

skew control

● Up to 16 global clock lines in the global clock network that drive

throughout the entire device

■ Device configuration

● Fast serial configuration allows configuration times less than

100 ms

● Decompression feature allows for smaller programming file

storage and faster configuration times

● Supports multiple configuration modes: active serial, passive

serial, and JTAG-based configuration

● Supports configuration through low-cost serial configuration

devices

● Device configuration supports multiple voltages (either 3.3, 2.5,

or 1.8 V)

■ Intellectual property

● Altera megafunction and Altera MegaCore function support,

and Altera Megafunctions Partners Program (AMPPSM)

megafunction support, for a wide range of embedded

processors, on-chip and off-chip interfaces, peripheral

functions, DSP functions, and communications functions and

protocols. Visit the Altera IPMegaStore at www.altera.com todownload IP MegaCore functions.

● Nios II Embedded Processor supportThe Cyclone II family offers devices with the Fast-On feature, whichoffers a faster power-on-reset (POR) time. Devices that support theFast-On feature are designated with an “A” in the device ordering code.For example, EP2C5A, EP2C8A, EP2C15A, and EP2C20A. The EP2C5A isonly available in the automotive speed grade. The EP2C8A and EP2C20Aare only available in the industrial speed grade. The EP2C15A is onlyavailable with the Fast-On feature and is available in both commercialand industrial grades. The Cyclone II “A” devices are identical in featureset and functionality to the non-A devices except for support of the fasterPOR time