Features：

• Core: ARM® 32-bit Cortex®-M3 CPU (120 MHzmax) with Adaptive real-time accelerator (ARTAccelerator™) allowing 0-wait state executionperformance from Flash memory, MPU,150 DMIPS/1.25 DMIPS/MHz (Dhrystone 2.1)

• Memories

– Up to 1 Mbyte of Flash memory

– 512 bytes of OTP memory

– Up to 128 + 4 Kbytes of SRAM

– Flexible static memory controller thatsupports Compact Flash, SRAM, PSRAM,NOR and NAND memories

– LCD parallel interface, 8080/6800 modes

• Clock, reset and supply management

– From 1.8 to 3.6 V application supply + I/Os

– POR, PDR, PVD and BOR

– 4 to 26 MHz crystal oscillator

– Internal 16 MHz factory-trimmed RC

– 32 kHz oscillator for RTC with calibration

– Internal 32 kHz RC with calibration

• Low-power modes

– Sleep, Stop and Standby modes

– VBAT supply for RTC, 20 × 32 bit backupregisters, and optional 4 Kbytes backupSRAM

• 3 × 12-bit, 0.5 µs ADCs with up to 24 channelsand up to 6 MSPS in triple interleaved mode

• 2 × 12-bit D/A converters

• General-purpose DMA: 16-stream controllerwith centralized FIFOs and burst support

• Up to 17 timers

– Up to twelve 16-bit and two 32-bit timers,up to 120 MHz, each with up to fourIC/OC/PWM or pulse counter andquadrature (incremental) encoder input

• Debug mode: Serial wire debug (SWD), JTAG,and Cortex®-M3 Embedded Trace Macrocell™

• Up to 140 I/O ports with interrupt capability:

– Up to 136 fast I/Os up to 60 MHz

– Up to 138 5 V-tolerant I/Os

• Up to 15 communication interfaces

– Up to three I2C interfaces (SMBus/PMBus)

– Up to four USARTs and two UARTs(7.5 Mbit/s, ISO 7816 interface, LIN, IrDA,modem control)

– Up to three SPIs (30 Mbit/s), two withmuxed I2S to achieve audio class accuracyvia audio PLL or external PLL

– 2 × CAN interfaces (2.0B Active)

– SDIO interface

• Advanced connectivity

– USB 2.0 full-speed device/host/OTGcontroller with on-chip PHY

– USB 2.0 high-speed/full-speeddevice/host/OTG controller with dedicatedDMA, on-chip full-speed PHY and ULPI

– 10/100 Ethernet MAC with dedicated DMA:supports IEEE 1588v2 hardware, MII/RMII

• 8- to 14-bit parallel camera interface(48 Mbyte/s max.)

• Cryptographic acceleration

– Hardware acceleration for AES 128, 192,256, Triple DES, HASH (MD5, SHA-1)

– Analog true random number generator

• CRC calculation unit

• 96-bit unique ID